| Server IP : 101.53.144.229 / Your IP : 216.73.216.181 Web Server : Apache System : Linux host.gdigitalindia.in 3.10.0-1160.119.1.el7.x86_64 #1 SMP Tue Jun 4 14:43:51 UTC 2024 x86_64 User : digitalshiksha ( 1179) PHP Version : 5.6.40 Disable Function : eval,show_source,system,shell_exec,escapeshellarg,escapeshellcmd,proc_close,proc_open,ini_alter,dl,show_source,curl_multi_exechellcmd, ini_restore,apache_get_modules,get_cfg_var,passthru, exec ,proc_get_status,fpassthru,c999_buff_prepare,c999_sess_put,c99_buff_prepare,c99_sess_put,proc_close,ini_alter,dl,symlink,link,proc_close,ini_alter,dl,symlink,link,mail MySQL : ON | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /usr/share/mime/text/ |
Upload File : |
<?xml version="1.0" encoding="utf-8"?> <mime-type xmlns="http://www.freedesktop.org/standards/shared-mime-info" type="text/x-verilog"> <!--Created automatically by update-mime-database. DO NOT EDIT!--> <comment>Verilog source code</comment> <comment xml:lang="bg">Изходен код — Verilog</comment> <comment xml:lang="ca">codi font en Verilog</comment> <comment xml:lang="cs">zdrojový kód Verilog</comment> <comment xml:lang="da">Verilog-kildekode</comment> <comment xml:lang="de">Verilog-Quelltext</comment> <comment xml:lang="el">Πηγαίος κώδικας Verilog</comment> <comment xml:lang="en_GB">Verilog source code</comment> <comment xml:lang="eo">Verilog-fontkodo</comment> <comment xml:lang="es">código fuente en Verilog</comment> <comment xml:lang="eu">Verilog iturburu-kodea</comment> <comment xml:lang="fi">Verilog-lähdekoodi</comment> <comment xml:lang="fr">code source Verilog</comment> <comment xml:lang="gl">código fonte en Verilog</comment> <comment xml:lang="he">קוד מקור של </comment> <comment xml:lang="hr">Verilog izvorni kod</comment> <comment xml:lang="hu">Verilog-forráskód</comment> <comment xml:lang="ia">Codice-fonte Verilog</comment> <comment xml:lang="id">Kode sumber Verilog</comment> <comment xml:lang="it">Codice sorgente Verilog</comment> <comment xml:lang="ja">Verilog ソースコード</comment> <comment xml:lang="kk">Verilog бастапқы коды</comment> <comment xml:lang="ko">Verilog 소스 코드</comment> <comment xml:lang="lv">Verilog pirmkods</comment> <comment xml:lang="nl">Verilog broncode</comment> <comment xml:lang="oc">còde font Verilog</comment> <comment xml:lang="pl">Kod źródłowy Verilog</comment> <comment xml:lang="pt">código origem Verilog</comment> <comment xml:lang="pt_BR">Código-fonte Verilog</comment> <comment xml:lang="ru">исходный код Verilog</comment> <comment xml:lang="sk">Zdrojový kód Verilog</comment> <comment xml:lang="sl">Datoteka izvorne kode Verilog</comment> <comment xml:lang="sr">изворни код Верилога</comment> <comment xml:lang="sv">Verilog-källkod</comment> <comment xml:lang="tr">Verilog kaynak kodu</comment> <comment xml:lang="uk">вихідний код мовою Verilog</comment> <comment xml:lang="zh_CN">Verilog 源代码</comment> <comment xml:lang="zh_TW">Verilog 源碼</comment> <sub-class-of type="text/plain"/> <glob pattern="*.v"/> </mime-type>